{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":737536484,"defaultBranch":"master","name":"VerilogProcessorDesign","ownerLogin":"MAraragi","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-12-31T12:28:51.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/116486640?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1704025894.0","currentOid":""},"activityList":{"items":[{"before":"cc3f513a640d5d0b0ac51a50ccf202e578418b78","after":"37117e2bea7458ac5dab0a6c99b1d9c36e6c44c1","ref":"refs/heads/master","pushedAt":"2023-12-31T12:35:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"MAraragi","name":null,"path":"/MAraragi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116486640?s=80&v=4"},"commit":{"message":"First-time submission of the project code.","shortMessageHtmlLink":"First-time submission of the project code."}},{"before":"cc3f513a640d5d0b0ac51a50ccf202e578418b78","after":null,"ref":"refs/heads/main","pushedAt":"2023-12-31T12:31:34.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"MAraragi","name":null,"path":"/MAraragi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116486640?s=80&v=4"}},{"before":null,"after":"cc3f513a640d5d0b0ac51a50ccf202e578418b78","ref":"refs/heads/master","pushedAt":"2023-12-31T12:31:33.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MAraragi","name":null,"path":"/MAraragi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116486640?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}},{"before":null,"after":"cc3f513a640d5d0b0ac51a50ccf202e578418b78","ref":"refs/heads/main","pushedAt":"2023-12-31T12:28:52.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"MAraragi","name":null,"path":"/MAraragi","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/116486640?s=80&v=4"},"commit":{"message":"Initial commit","shortMessageHtmlLink":"Initial commit"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0zMVQxMjozNTo0MC4wMDAwMDBazwAAAAPU_nih","startCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0zMVQxMjozNTo0MC4wMDAwMDBazwAAAAPU_nih","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0zMVQxMjoyODo1Mi4wMDAwMDBazwAAAAPU_eHv"}},"title":"Activity · MAraragi/VerilogProcessorDesign"}