Skip to content

Actions: OpenXiangShan/riscv-isa-sim

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
51 workflow runs
51 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

feat(diff): support Zicbom & Zicboz extension and set m/henvcfg init
CI for difftest #45: Commit 53ee7af pushed by sinceforYy
September 25, 2024 09:51 5m 33s difftest
September 25, 2024 09:51 5m 33s
feat(diff): support Zicbom & Zicboz extension and set m/henvcfg init
CI for difftest #44: Pull request #42 synchronize by sinceforYy
September 25, 2024 08:18 5m 16s sinceforYy:fix-init
September 25, 2024 08:18 5m 16s
feat(diff): support Zicbom & Zicboz extension and set m/henvcfg init
CI for difftest #43: Pull request #42 opened by sinceforYy
September 25, 2024 07:25 5m 27s sinceforYy:fix-init
September 25, 2024 07:25 5m 27s
feat(diff): support svpbmt (#41)
CI for difftest #42: Commit 60fcb37 pushed by cebarobot
September 23, 2024 07:26 5m 34s difftest
September 23, 2024 07:26 5m 34s
feat(diff): support svpbmt
CI for difftest #41: Pull request #41 opened by Maxpicca-Li
September 23, 2024 07:15 5m 51s feat-svpbmt-2409
September 23, 2024 07:15 5m 51s
revert(csr): htinst/mtinst should follow the origin spike behaviour
CI for difftest #36: Commit 2091e00 pushed by cebarobot
September 14, 2024 03:41 5m 28s difftest
September 14, 2024 03:41 5m 28s
revert(csr): htinst/mtinst should follow the origin spike behaviour
CI for difftest #35: Pull request #39 opened by cebarobot
September 13, 2024 09:48 5m 12s revert-33-fix-tinst
September 13, 2024 09:48 5m 12s
fix: segment fault when access CSR sscratch when V=1 (#38)
CI for difftest #34: Commit 8b54e28 pushed by cebarobot
September 11, 2024 09:53 5m 17s difftest
September 11, 2024 09:53 5m 17s
fix: segment fault when access CSR sscratch when V=1
CI for difftest #33: Pull request #38 opened by cebarobot
September 11, 2024 09:41 5m 44s fix-segv
September 11, 2024 09:41 5m 44s
fix(csr): duplicate add_csr for marchid and mimpid (#37)
CI for difftest #32: Commit 35cd965 pushed by cebarobot
September 11, 2024 06:26 5m 41s difftest
September 11, 2024 06:26 5m 41s
fix(csr): duplicate add_csr for marchid and mimpid
CI for difftest #31: Pull request #37 opened by cebarobot
September 11, 2024 06:15 5m 45s fix-marchid
September 11, 2024 06:15 5m 45s
config: add config for misaligned memory access (#36)
CI for difftest #30: Commit c395d52 pushed by cebarobot
September 11, 2024 05:37 5m 13s difftest
September 11, 2024 05:37 5m 13s
config: add config for misaligned memory access
CI for difftest #29: Pull request #36 opened by cebarobot
September 11, 2024 05:28 5m 21s feat-misaligned
September 11, 2024 05:28 5m 21s
feat(csr): modify the warp for CSR time (#35)
CI for difftest #28: Commit 0a1e34b pushed by cebarobot
September 10, 2024 13:02 5m 20s difftest
September 10, 2024 13:02 5m 20s
feat(csr): modify the warp for CSR time
CI for difftest #27: Pull request #35 synchronize by cebarobot
September 10, 2024 12:53 5m 22s fix-time
September 10, 2024 12:53 5m 22s
feat(csr): modify the warp for CSR time
CI for difftest #26: Pull request #35 opened by cebarobot
September 10, 2024 12:47 5m 32s fix-time
September 10, 2024 12:47 5m 32s
chore: delete useless files (wrongly uploaded) (#34)
CI for difftest #25: Commit 57c0a81 pushed by cebarobot
September 10, 2024 11:02 6m 46s difftest
September 10, 2024 11:02 6m 46s
chore: delete useless files (wrongly uploaded)
CI for difftest #24: Pull request #34 opened by lewislzh
September 10, 2024 10:55 6m 20s delete-file
September 10, 2024 10:55 6m 20s
fix(csr): htinst/mtinst are always written 0 when trap in XiangShan
CI for difftest #23: Commit 347cd0e pushed by huxuan0307
September 10, 2024 09:43 6m 6s difftest
September 10, 2024 09:43 6m 6s
fix(csr): htinst/mtinst are always written 0 when trap in XiangShan
CI for difftest #22: Pull request #33 opened by cebarobot
September 10, 2024 08:58 5m 18s fix-tinst
September 10, 2024 08:58 5m 18s
Merge pull request #31 from OpenXiangShan/dbltrp
CI for difftest #21: Commit 9f65bc1 pushed by lewislzh
September 6, 2024 09:16 5m 28s difftest
September 6, 2024 09:16 5m 28s