-
Notifications
You must be signed in to change notification settings - Fork 63
/
spi_flash_w25qxx.c
370 lines (297 loc) · 9.18 KB
/
spi_flash_w25qxx.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
/* ------------------------------------------
* Copyright (c) 2017, Synopsys, Inc. All rights reserved.
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
* 1) Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
* 2) Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation and/or
* other materials provided with the distribution.
* 3) Neither the name of the Synopsys, Inc., nor the names of its contributors may
* be used to endorse or promote products derived from this software without
* specific prior written permission.
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
--------------------------------------------- */
#include "spi_flash_w25qxx.h"
#include "embARC_error.h"
#include "board.h"
#include "device/ip_hal/dev_spi.h"
#include "arc/arc_exception.h"
#include "string.h"
/**
* @name W25QXX SPI Flash Commands
* @{
*/
#define RDID 0x9F /*!<read chip ID */
#define RDSR 0x05 /*!< read status register */
#define WRSR 0x01 /*!< write status register */
#define WREN 0x06 /*!< write enablewaitDeviceReady */
#define WRDI 0x04 /*!< write disable */
#define READ 0x03 /*!< read data bytes */
#define SE 0x20 /*!< sector erase */
#define PP 0x02 /*!< page program */
/** @} end of name */
#define W25QXX_NOT_VALID (0xFFFFFFFF)
/**
* @brief spi flash spi send command to operate spi flash
* @param[in] xfer spi transfer that need to transfer to spi device
* @retval 0 success
* @retval -1 fail
*/
Inline int32_t spi_send_cmd(W25QXX_DEF_PTR dev, DEV_SPI_TRANSFER *xfer)
{
DEV_SPI_PTR spi_flash;
int32_t ercd = 0;
spi_flash = spi_get_dev(dev->spi_master);
/* select device */
spi_flash->spi_control(SPI_CMD_MST_SEL_DEV, CONV2VOID((uint32_t)dev->cs));
spi_flash->spi_control(SPI_CMD_MST_SET_FREQ, CONV2VOID(dev->spi_freq));
spi_flash->spi_control(SPI_CMD_SET_CLK_MODE, CONV2VOID(SPI_CLK_MODE_0));
ercd = spi_flash->spi_control(SPI_CMD_TRANSFER_POLLING, CONV2VOID(xfer));
/* deselect device */
spi_flash->spi_control(SPI_CMD_MST_DSEL_DEV, CONV2VOID((uint32_t)dev->cs));
return ercd;
}
/**
* @brief read the status of spi flash
* @return current status of spi flash
*/
uint32_t w25qxx_read_status(W25QXX_DEF_PTR dev)
{
uint8_t local_buf[2];
DEV_SPI_TRANSFER cmd_xfer;
local_buf[0] = RDSR;
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 1);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, local_buf, 1, 1);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) == 0) {
return (uint32_t)local_buf[0];
} else {
return W25QXX_NOT_VALID;
}
}
/**
* @brief enable to write flash
* @retval 0 success
* @retval -1 fail
*/
int32_t w25qxx_write_enable(W25QXX_DEF_PTR dev)
{
uint8_t local_buf[3];
DEV_SPI_TRANSFER cmd_xfer;
uint32_t status = 0;
do {
local_buf[0] = WREN;
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 1);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, NULL, 0, 0);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) != 0) {
return -1;
}
status = w25qxx_read_status(dev);
if (status == W25QXX_NOT_VALID) {
return -1;
}
// clear protection bits
// Write Protect. and Write Enable.
if ((status & 0xfc) && (status & 0x02)) {
local_buf[0] = WRSR; // write status
local_buf[1] = 0x00; // write status
local_buf[2] = 0x00; // write status
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 3);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, NULL, 0, 0);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) != 0) {
return -1;
}
status = 0;
}
} while (status != 0x02);
return 0;
}
/**
* @brief init spi flash related interface
* @retval 0 success
* @retval -1 fail
*/
int32_t w25qxx_init(W25QXX_DEF_PTR dev, uint32_t freq)
{
DEV_SPI_PTR spi_flash;
int32_t ercd = 0;
dev->spi_freq = freq;
spi_flash = spi_get_dev(dev->spi_master);
ercd = spi_flash->spi_open(DEV_MASTER_MODE, freq);
if (ercd != E_OK && ercd != E_OPNED) {
return ercd;
}
spi_flash->spi_control(SPI_CMD_SET_DUMMY_DATA, CONV2VOID(0xFF));
return E_OK;
}
/**
* @brief read spi flash identification ID
* @return the id of the spi flash
*/
uint32_t w25qxx_read_id(W25QXX_DEF_PTR dev)
{
uint32_t id = 0;
uint8_t local_buf[4];
DEV_SPI_TRANSFER cmd_xfer;
local_buf[0] = RDID;
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 1);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, local_buf, 1, 3);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) == 0) {
id = (local_buf[0] << 16) | (local_buf[1] << 8) | local_buf[2];
} else {
id = W25QXX_NOT_VALID;
}
return id;
}
/**
* @brief Read status and wait while busy flag is set
* @retval 0 success
* @retval -1 fail
*/
int32_t w25qxx_wait_ready(W25QXX_DEF_PTR dev)
{
uint32_t status = 0x01;
do {
status = w25qxx_read_status(dev);
if (status == W25QXX_NOT_VALID) {
return -1;
}
} while (status & 0x01);
return 0;
}
/**
* @brief read data from flash
* @param[in] address read start address of spi flash
* @param[in] size read size of spi flash
* @param[out] data data to store the return data
*
* @retval -1 failed in read operation
* @retval >=0 data size of data read
*/
int32_t w25qxx_read(W25QXX_DEF_PTR dev, uint32_t address, uint32_t size, void *data)
{
uint8_t local_buf[4];
DEV_SPI_TRANSFER cmd_xfer;
local_buf[0] = READ;
local_buf[1] = (address >> 16) & 0xff;
local_buf[2] = (address >> 8) & 0xff;
local_buf[3] = address & 0xff;
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 4);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, data, 4, size);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) == 0) {
return size;
} else {
return -1;
}
}
/**
* @brief flash erase in sectors
*
* @param[in] address erase start address of spi flash
* @param[in] size erase size
*
* @retval -1 failed in erase operation
* @retval >=0 sector count erased
*/
int32_t w25qxx_erase(W25QXX_DEF_PTR dev, uint32_t address, uint32_t size)
{
uint32_t last_address;
uint32_t count = 0;
uint8_t local_buf[4];
DEV_SPI_TRANSFER cmd_xfer;
// start address of last sector
last_address = (address + size) & (~(dev->sector_sz - 1));
// start address of first sector
address &= ~(dev->sector_sz - 1);
do {
if (w25qxx_write_enable(dev) != 0) {
return -1;
}
if (w25qxx_wait_ready(dev) != 0) {
return -1;
}
local_buf[0] = SE;
local_buf[1] = (address >> 16) & 0xff;
local_buf[2] = (address >> 8) & 0xff;
local_buf[3] = address & 0xff;
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, local_buf, 0, 4);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, NULL, 0, 0);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) != 0) {
return -1;
}
address += dev->sector_sz;
count++;
} while (address <= last_address);
if (w25qxx_wait_ready(dev) != 0) {
return -1;
}
return (int32_t)count;
}
/**
* @brief write data to spi flash
*
* @param[in] address start address
* @param[in] size data size
* @param[in] data pointer to data
*
* @retval >=0 written bytes number
* @retval <0 error
*/
int32_t w25qxx_write(W25QXX_DEF_PTR dev, uint32_t address, uint32_t size, const void *data)
{
DEV_SPI_TRANSFER cmd_xfer;
uint32_t first = 0;
uint32_t size_orig = size;
if (w25qxx_wait_ready(dev) != 0) {
return -1;
}
first = FLASH_PAGE_SIZE - (address & (FLASH_PAGE_SIZE - 1));
do {
// send write enable command to flash
if (w25qxx_write_enable(dev) != 0) {
return -1;
}
if (w25qxx_wait_ready(dev) != 0) {
return -1;
}
first = first < size ? first : size;
dev->write_buf[0] = PP;
dev->write_buf[1] = (address >> 16) & 0xff;
dev->write_buf[2] = (address >> 8) & 0xff;
dev->write_buf[3] = address & 0xff;
memcpy(&(dev->write_buf[4]), data, first);
// DEV_SPI_XFER_SET_TXBUF(&data_xfer, data, 0, first);
// DEV_SPI_XFER_SET_RXBUF(&data_xfer, NULL, 0, 0);
// DEV_SPI_XFER_SET_NEXT(&data_xfer, NULL);
DEV_SPI_XFER_SET_TXBUF(&cmd_xfer, dev->write_buf, 0, 4 + first);
DEV_SPI_XFER_SET_RXBUF(&cmd_xfer, NULL, 0, 0);
DEV_SPI_XFER_SET_NEXT(&cmd_xfer, NULL);
if (spi_send_cmd(dev, &cmd_xfer) != 0) {
return -1;
}
size -= first;
address += first;
data += first;
first = FLASH_PAGE_SIZE;
} while (size);
if (w25qxx_wait_ready(dev) != 0) {
return -1;
}
return (int32_t)(size_orig);
}