{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":487233712,"defaultBranch":"main","name":"dsa-perf-micros","ownerLogin":"intel","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-04-30T09:19:55.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/17888862?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1651721903.011322","currentOid":""},"activityList":{"items":[{"before":"79ab7161b454c0080d2706c8535d67f5839fcb4c","after":"f18242ef16bf8e093cd7d35bc2a851ec581749cd","ref":"refs/heads/main","pushedAt":"2024-08-14T15:30:09.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"nikhilprao","name":null,"path":"/nikhilprao","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1075976?s=80&v=4"},"commit":{"message":"add required SECURITY.md file for OSSF Scorecard compliance","shortMessageHtmlLink":"add required SECURITY.md file for OSSF Scorecard compliance"}},{"before":"bc62c4ffafd81b484f0996789bf151f174b64d0d","after":"79ab7161b454c0080d2706c8535d67f5839fcb4c","ref":"refs/heads/main","pushedAt":"2024-07-22T16:04:55.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"nikhilprao","name":null,"path":"/nikhilprao","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1075976?s=80&v=4"},"commit":{"message":"refactor submission rate test\n\nrefactor the work_sub_rate_test() function so we can add support\nfor the -i-1 mode in the next patch.\n\nReviewed-by: Nirav N Shah <nirav.n.shah@intel.com>\nSigned-off-by: Nikhil Rao <nikhil.rao@intel.com>","shortMessageHtmlLink":"refactor submission rate test"}},{"before":"7508ebf668dad61d395eaab375d0571961e807ed","after":"bc62c4ffafd81b484f0996789bf151f174b64d0d","ref":"refs/heads/main","pushedAt":"2023-10-21T16:34:34.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"nikhilprao","name":null,"path":"/nikhilprao","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1075976?s=80&v=4"},"commit":{"message":"fix illegal instruction crash\n\nThe avx512f flag causes the dsa-perf-micros to crash due to illegal instruction\non platforms without avx512 support. Comment out the flag for now.\n\nReviewed-by: Nirav N Shah <nirav.n.shah@intel.com>\nSigned-off-by: Nikhil Rao <nikhil.rao@intel.com>","shortMessageHtmlLink":"fix illegal instruction crash"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOC0xNFQxNTozMDowOS4wMDAwMDBazwAAAASaajuS","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOC0xNFQxNTozMDowOS4wMDAwMDBazwAAAASaajuS","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMC0yMVQxNjozNDozNC4wMDAwMDBazwAAAAOcmRlK"}},"title":"Activity · intel/dsa-perf-micros"}