Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Improve beautify-timing-report.pl #1

Open
kittennbfive opened this issue May 27, 2023 · 0 comments
Open

Improve beautify-timing-report.pl #1

kittennbfive opened this issue May 27, 2023 · 0 comments

Comments

@kittennbfive
Copy link
Owner

The current version is an early release to be improved. I released it as public domain so feel free to mess with the code!

The bit missing compared to the script from 2020 by Haakan T. Johansson is that the signal names are not shortened and no "blocks" are shown, as i am not sure how to proceed to make it "portable" between outputs from nextpnr for different FPGA architectures.

One simple idea is to remove everything from the end that is in uppercase including the _-character, but this will make a mess if they are signal-names in uppercase...

Another idea would be to include a list of blocks that can occur and remove them specifically, but making this list, especially for all currently supported architectures, is probably a pain.

Feel free to write down your ideas here...

@kittennbfive kittennbfive pinned this issue May 27, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant