Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Synthesize different core versions #407

Merged
merged 1 commit into from
Jun 30, 2023
Merged

Conversation

tilk
Copy link
Member

@tilk tilk commented Jun 30, 2023

Synthesis and verilog generation are currently kinda copy-pastey, and that's fine for now - cleaning this up (maybe unifying the two?) can be done later.

Fixes #402.

@tilk tilk added the infrastructure CI, testing, etc. label Jun 30, 2023
@tilk tilk force-pushed the tilk/synthesis-select-core branch from d046542 to be1800a Compare June 30, 2023 15:32
@tilk
Copy link
Member Author

tilk commented Jun 30, 2023

Action run is here: https://github.com/kuznia-rdzeni/coreblocks/actions/runs/5424401768

There is surprisingly little difference between basic and full configurations, which is weird. However, the carry, RAM and DFF fields are different, and the synthesis time for full was longer.

@tilk
Copy link
Member Author

tilk commented Jun 30, 2023

By the way: current configurations look weird. In particular, the ROB is quite large (128 entries) compared to RS sizes (4 and 2 entries).

Copy link
Member

@piotro888 piotro888 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Approved.

I also think that core configurations need rethinking (and optimization). Adding additional core configuration between basic and full would be helpful.

  • Tiny core config could probably use RV32E and smaller struct sizes when implemented
  • Basic config is good as is - standard, usable rv32i good for baseline benchmarks and simple use cases (probably without priv mode - requires zicsr, but thats discussable)
  • Some new config that supplies priv mode and some common set of useful extenstions, to be nice for generic usage
  • And current Full config that is helpful for arch tests and testing possibilities
  • We could also add some configurations accoring to RISCV Profiles that was stated in some issue.

@tilk tilk merged commit 24831d6 into master Jun 30, 2023
6 checks passed
@tilk tilk deleted the tilk/synthesis-select-core branch June 30, 2023 17:16
github-actions bot pushed a commit that referenced this pull request Jun 30, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
infrastructure CI, testing, etc.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Synthesis benchmark for full core
3 participants