{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"SpinalHDL","owner":"SpinalHDL","isFork":false,"description":"Scala based HDL","allTopics":["fpga","rtl","scala","vhdl","verilog"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":29,"issueCount":116,"starsCount":1626,"forksCount":317,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-27T18:12:55.725Z"}},{"type":"Public","name":"VexiiRiscv","owner":"SpinalHDL","isFork":false,"description":"Like VexRiscv, but, Harder, Better, Faster, Stronger","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":11,"starsCount":95,"forksCount":10,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-26T10:40:12.102Z"}},{"type":"Public","name":"NaxSoftware","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-25T17:15:53.745Z"}},{"type":"Public","name":"riscv-isa-sim","owner":"SpinalHDL","isFork":true,"description":"Spike, a RISC-V ISA Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":836,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-25T15:36:52.362Z"}},{"type":"Public","name":"rvls","owner":"SpinalHDL","isFork":false,"description":"RISCV lock-step checker based on Spike","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-23T16:08:48.598Z"}},{"type":"Public","name":"VexRiscv","owner":"SpinalHDL","isFork":false,"description":"A FPGA friendly 32 bit RISC-V CPU implementation","allTopics":["fpga","vhdl","riscv","verilog","spinalhdl","softcore","cpu","soc"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":5,"issueCount":101,"starsCount":2443,"forksCount":411,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-23T06:44:47.245Z"}},{"type":"Public","name":"NaxRiscv","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":41,"starsCount":258,"forksCount":39,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-23T06:34:54.850Z"}},{"type":"Public","name":"SpinalDoc-RTD","owner":"SpinalHDL","isFork":false,"description":"The sources of the online SpinalHDL doc","allTopics":["documentation","spinalhdl"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":6,"issueCount":20,"starsCount":23,"forksCount":60,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T05:04:33.093Z"}},{"type":"Public","name":"VexiiRiscv-RTD","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T04:56:30.130Z"}},{"type":"Public","name":"SpinalTemplateSbtDependencies","owner":"SpinalHDL","isFork":false,"description":"An SpinalHDL project example which use VexRiscv git as a dependency","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T14:20:34.445Z"}},{"type":"Public","name":"SpinalDoc","owner":"SpinalHDL","isFork":false,"description":"SpinalHDL documentation assets (pictures, slides, ...)","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":31,"forksCount":13,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T15:43:40.079Z"}},{"type":"Public template","name":"SpinalTemplateSbt","owner":"SpinalHDL","isFork":false,"description":"A basic SpinalHDL project","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":5,"issueCount":5,"starsCount":75,"forksCount":63,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T15:53:48.718Z"}},{"type":"Public","name":"SpinalCrypto","owner":"SpinalHDL","isFork":false,"description":"SpinalHDL - Cryptography libraries","allTopics":["cryptography","scala","crypto","fpga","aes","vhdl","md5","sha","rtl","verilog","crc","hmac","des","spinalhdl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":3,"starsCount":47,"forksCount":19,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-19T07:24:08.913Z"}},{"type":"Public","name":"SpinalWorkshop","owner":"SpinalHDL","isFork":false,"description":"Labs to learn SpinalHDL","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":7,"starsCount":136,"forksCount":40,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T08:10:33.983Z"}},{"type":"Public","name":"docker","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Dockerfile","color":"#384d54"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-27T08:39:28.972Z"}},{"type":"Public","name":"Spinal-bootcamp","owner":"SpinalHDL","isFork":true,"description":"SpinalHDL-tutorial based on Jupyter Notebook","allTopics":[],"primaryLanguage":{"name":"Jupyter Notebook","color":"#DA5B0B"},"pullRequestCount":0,"issueCount":0,"starsCount":42,"forksCount":46,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T08:05:04.638Z"}},{"type":"Public","name":"SaxonSoc","owner":"SpinalHDL","isFork":false,"description":"SoC based on VexRiscv and ICE40 UP5K","allTopics":["riscv","rtl","soc"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":15,"starsCount":147,"forksCount":40,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-04T08:50:31.072Z"}},{"type":"Public","name":"openocd_riscv","owner":"SpinalHDL","isFork":true,"description":"Spen's Official OpenOCD Mirror","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":10,"starsCount":45,"forksCount":780,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-05T10:59:53.786Z"}},{"type":"Public","name":"NaxRiscv-Rtd","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-15T12:43:50.199Z"}},{"type":"Public","name":"naxriscv_doc","owner":"SpinalHDL","isFork":true,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-19T09:09:03.200Z"}},{"type":"Public","name":"embench-iot","owner":"SpinalHDL","isFork":true,"description":"The main Embench repository","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":104,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-01T18:33:11.047Z"}},{"type":"Public","name":"SpinalTemplateGradle","owner":"SpinalHDL","isFork":false,"description":"A basic SpinalHDL project, configured with Gradle instead of SBT","allTopics":["spinalhdl"],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":1,"issueCount":1,"starsCount":3,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-05T09:58:31.968Z"}},{"type":"Public","name":"CocotbLib","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":21,"issueCount":1,"starsCount":15,"forksCount":7,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-17T12:12:46.968Z"}},{"type":"Public","name":"buildroot-spinal-saxon","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":6,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-03T11:21:02.494Z"}},{"type":"Public","name":"linux","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-05T10:16:29.223Z"}},{"type":"Public","name":"riscv-compliance","owner":"SpinalHDL","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":191,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-03-15T13:52:18.159Z"}},{"type":"Public","name":"coremark","owner":"SpinalHDL","isFork":true,"description":"CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":319,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-22T15:39:02.176Z"}},{"type":"Public","name":"VexRiscvSocSoftware","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":24,"forksCount":15,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-15T08:29:37.072Z"}},{"type":"Public","name":"buildroot","owner":"SpinalHDL","isFork":true,"description":"Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at http://git.buildroot.net/buildroot/. Do not open issues or file pull requests here.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2365,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-18T09:07:50.200Z"}},{"type":"Public","name":"SpinalNomad","owner":"SpinalHDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Dockerfile","color":"#384d54"},"pullRequestCount":0,"issueCount":1,"starsCount":3,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-08T13:29:38.834Z"}}],"repositoryCount":40,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"SpinalHDL repositories"}