{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":46815714,"defaultBranch":"intel-sst","name":"linux-kernel","ownerLogin":"spandruvada","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2015-11-24T20:08:01.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/3802550?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1721068683.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"d4662f4c15940cfb5bb09815fa3799786ff06e04","ref":"refs/heads/dependabot/pip/drivers/gpu/drm/ci/xfails/setuptools-70.0.0","pushedAt":"2024-07-15T18:38:03.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"build(deps): bump setuptools in /drivers/gpu/drm/ci/xfails\n\nBumps [setuptools](https://github.com/pypa/setuptools) from 68.0.0 to 70.0.0.\n- [Release notes](https://github.com/pypa/setuptools/releases)\n- [Changelog](https://github.com/pypa/setuptools/blob/main/NEWS.rst)\n- [Commits](https://github.com/pypa/setuptools/compare/v68.0.0...v70.0.0)\n\n---\nupdated-dependencies:\n- dependency-name: setuptools\n dependency-type: direct:production\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"build(deps): bump setuptools in /drivers/gpu/drm/ci/xfails"}},{"before":"0715f241b7c4987f682bde75577c89d37c5f31cf","after":"d8d4f57ed6ce9fef9b975807ae0252cf92f1c55f","ref":"refs/heads/intel-sst","pushedAt":"2024-07-07T07:39:14.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.20 release\n\nThis version addresses one issue:\n- Fix updating TRL MSR after SST-TF is disabled in auto mode.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.20 release"}},{"before":"16a9280979a725a6fee5320175385851aef080ca","after":"0715f241b7c4987f682bde75577c89d37c5f31cf","ref":"refs/heads/intel-sst","pushedAt":"2024-07-07T07:37:35.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.20 release\n\nThis version addresses one issue:\n- Fix updating TRL MSR after SST-TF disabled in auto mode.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.20 release"}},{"before":"5631717d3ccb569783ccf7e35e478f59f423f90f","after":"16a9280979a725a6fee5320175385851aef080ca","ref":"refs/heads/intel-sst","pushedAt":"2024-07-07T07:34:43.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.20 release\n\nThis version addresses one issue:\n- Fix updating TRL MSR after SST-TF disabled in auto mode.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.20 release"}},{"before":"af243b7508f1ce8d49f1ba944c643c8850573e13","after":"5631717d3ccb569783ccf7e35e478f59f423f90f","ref":"refs/heads/intel-sst","pushedAt":"2024-07-07T07:15:12.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.20 release\n\nThis version addresses one issue:\n- Fix updating TRL MSR after SST-TF disabled in auto mode.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.20 release"}},{"before":null,"after":"54c79ba391bc1a1ac2b6e189890f7b2c60d05815","ref":"refs/heads/dependabot/pip/drivers/gpu/drm/ci/xfails/certifi-2024.7.4","pushedAt":"2024-07-06T01:24:49.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"build(deps): bump certifi in /drivers/gpu/drm/ci/xfails\n\nBumps [certifi](https://github.com/certifi/python-certifi) from 2023.7.22 to 2024.7.4.\n- [Commits](https://github.com/certifi/python-certifi/compare/2023.07.22...2024.07.04)\n\n---\nupdated-dependencies:\n- dependency-name: certifi\n dependency-type: direct:production\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"build(deps): bump certifi in /drivers/gpu/drm/ci/xfails"}},{"before":null,"after":"918623696eabda927afe6849781e629febd823e6","ref":"refs/heads/dependabot/pip/drivers/gpu/drm/ci/xfails/urllib3-2.2.2","pushedAt":"2024-06-17T22:33:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"build(deps): bump urllib3 in /drivers/gpu/drm/ci/xfails\n\nBumps [urllib3](https://github.com/urllib3/urllib3) from 2.0.7 to 2.2.2.\n- [Release notes](https://github.com/urllib3/urllib3/releases)\n- [Changelog](https://github.com/urllib3/urllib3/blob/main/CHANGES.rst)\n- [Commits](https://github.com/urllib3/urllib3/compare/2.0.7...2.2.2)\n\n---\nupdated-dependencies:\n- dependency-name: urllib3\n dependency-type: direct:production\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"build(deps): bump urllib3 in /drivers/gpu/drm/ci/xfails"}},{"before":null,"after":"f21f83a6f3ecd467d40763ba3290f50acd100d8a","ref":"refs/heads/dependabot/pip/drivers/gpu/drm/ci/xfails/requests-2.32.0","pushedAt":"2024-05-21T08:24:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"---\nupdated-dependencies:\n- dependency-name: requests\n dependency-type: direct:production\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"---"}},{"before":null,"after":"9ce51f3d82bcf4100ecfe79a135ae06e349f3022","ref":"refs/heads/dependabot/pip/drivers/gpu/drm/ci/xfails/idna-3.7","pushedAt":"2024-04-26T22:32:18.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"dependabot[bot]","name":null,"path":"/apps/dependabot","primaryAvatarUrl":"https://avatars.githubusercontent.com/in/29110?s=80&v=4"},"commit":{"message":"build(deps): bump idna from 3.4 to 3.7 in /drivers/gpu/drm/ci/xfails\n\nBumps [idna](https://github.com/kjd/idna) from 3.4 to 3.7.\n- [Release notes](https://github.com/kjd/idna/releases)\n- [Changelog](https://github.com/kjd/idna/blob/master/HISTORY.rst)\n- [Commits](https://github.com/kjd/idna/compare/v3.4...v3.7)\n\n---\nupdated-dependencies:\n- dependency-name: idna\n dependency-type: direct:production\n...\n\nSigned-off-by: dependabot[bot] ","shortMessageHtmlLink":"build(deps): bump idna from 3.4 to 3.7 in /drivers/gpu/drm/ci/xfails"}},{"before":"a590ed62269a049a72484ce617fe2f34e2da66cf","after":"af243b7508f1ce8d49f1ba944c643c8850573e13","ref":"refs/heads/intel-sst","pushedAt":"2024-04-26T22:29:26.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.19 release\n\nThis version addresses issues with:\n- Support of SST BF/TF support per level\n- Increase number of CPUs displayed\n- Present all TRL levels for turbo-freq\n- Fix display for unsupported levels\n- Support multiple dies\n- Increase die count\n- Change CPU display for non compute domain\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.19 release"}},{"before":"28867e651723304301eabcd1e332c5b8149e2699","after":"a590ed62269a049a72484ce617fe2f34e2da66cf","ref":"refs/heads/intel-sst","pushedAt":"2023-10-17T21:55:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.18 release\n\nThis version addresses issues with:\n- When CPU 0 hotplug is not possible, try cgroup v2 isolation\nwithout any user input\n- Fix turbo mode enable/disable swapped\n- Sanitize command line integer and hex arguments\n- Add more error messages\n- Increase CPU count in one request\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.18 release"}},{"before":"2fff509adceb10f991b259c02ef2e096a89f075e","after":"28867e651723304301eabcd1e332c5b8149e2699","ref":"refs/heads/intel-sst","pushedAt":"2023-10-17T18:57:33.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.18 release\n\nThis version addresses issues with:\n- When CPU 0 hotplug is not possibly, try cgroup v2 isolation\nwithout any user input\n- Fix turbo mode enable/disable swapped\n- Sanitize command line integer and hex arguments\n- Add more error messages\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.18 release"}},{"before":"5abc392b38a1716d194c904c0f4f5aa201b0c0dd","after":"2fff509adceb10f991b259c02ef2e096a89f075e","ref":"refs/heads/intel-sst","pushedAt":"2023-08-09T15:58:47.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.17 release\n\nThis version addresses issues with:\n- CPU count display for power domain != 0\n- Support more than 8 sockets\n- Error on max CPU count exceeds in one request\n- Prevent trying CPU 0 hotplug for kernel version 6.5 or later\n- Change mem-frequency display to max-mem-frequency\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.17 release"}},{"before":"7244720ac137e3193db11b009fc33c0dd4e999c9","after":"5abc392b38a1716d194c904c0f4f5aa201b0c0dd","ref":"refs/heads/intel-sst","pushedAt":"2023-08-08T22:18:01.000Z","pushType":"push","commitsCount":10000,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.17 release\n\nThis version addresses issues with:\n- CPU count display for power domain != 0\n- Support more than 8 sockets\n- Error on max CPU count exceeds in one request\n- Prevent trying CPU 0 hotplug for kernel version 6.5 or later\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.17 release"}},{"before":"19799d3ae2edec99435b792cfe76b1cba74665fe","after":"7244720ac137e3193db11b009fc33c0dd4e999c9","ref":"refs/heads/intel-sst","pushedAt":"2023-06-12T23:13:25.482Z","pushType":"push","commitsCount":10000,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: v1.16 release\n\nThis version addresses issues with core power configuration for\nnon CPU dies. Also address issue with JSON formatting of output.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: v1.16 release"}},{"before":"86f738b1487c199ca6066ed10af09667e684180e","after":"f48b91705027b116af8a8c83f0e0346668de93f7","ref":"refs/heads/intel_tpmi_uncore","pushedAt":"2023-04-18T16:47:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"platform/x86/intel-uncore-freq: tpmi: Provide cluster level control\n\nThe new generation of CPUs have granular control at a cluster level.\nEach package/die can have multiple power domains, which further can\nhave multiple fabric clusters. The TPMI interface allows control at\nfabric cluster level.\n\nUse the updated uncore sysfs feature to expose controls at cluster\nlevel. At each cluster level there is a control for maximum and minimum\nuncore frequency. Also present current uncore frequency at a cluster\nlevel.\n\nSigned-off-by: Srinivas Pandruvada \nReviewed-by: Zhang Rui \nTested-by: Wendy Wang ","shortMessageHtmlLink":"platform/x86/intel-uncore-freq: tpmi: Provide cluster level control"}},{"before":"c3efb1643570e9156b87f9cb961589ce76fbd468","after":"86f738b1487c199ca6066ed10af09667e684180e","ref":"refs/heads/intel_tpmi_uncore","pushedAt":"2023-04-14T16:21:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"platform/x86/intel-uncore-freq: Return error on write frequency\n\nCurrently when the uncore_write() returns error, it is silently\nignored. Return error to user space when uncore_write() fails.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"platform/x86/intel-uncore-freq: Return error on write frequency"}},{"before":"3b7c92e9ab66244b24beddd6a54683d8e1957814","after":"c3efb1643570e9156b87f9cb961589ce76fbd468","ref":"refs/heads/intel_tpmi_uncore","pushedAt":"2023-04-10T18:43:17.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"platform/x86/intel-uncore-freq: Return error on write frequency\n\nCurrently when the uncore_write() returns error, it is silently\nignored. Return error to user space when uncore_write() fails.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"platform/x86/intel-uncore-freq: Return error on write frequency"}},{"before":"cb5c2349a58318c04955821d6528cc8015541e65","after":"3b7c92e9ab66244b24beddd6a54683d8e1957814","ref":"refs/heads/intel_tpmi_uncore","pushedAt":"2023-04-08T01:59:27.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"platform/x86/intel-uncore-freq: Provide cluster level control\n\nThe new generation of CPUs have granular control at a cluster level.\nEach package/die can have multiple power domains, which further can\nhave multiple clusters. The TPMI interface allows control at cluster\nlevel.\n\nUse the updated uncore sysfs feature to expose controls at cluster\nlevel. At each cluster level there is a control for maximum and minimum\nuncore frequency. Also present current uncore frequency at a cluster\nlevel.\n\nIf user already has set the maximum/minimum limits for the whole package,\nthen per cluster limits can be only add more restrictive limits. For\nexample user has set package/die maximum frequency to 2 GHz, then per\ncluster limit can't exceed that. It can further restrict them for example\nto 1 GHz.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"platform/x86/intel-uncore-freq: Provide cluster level control"}},{"before":null,"after":"cb5c2349a58318c04955821d6528cc8015541e65","ref":"refs/heads/intel_tpmi_uncore","pushedAt":"2023-03-28T21:41:00.808Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"platform/x86/intel-uncore-freq: Provide cluster level control\n\nThe new generation of CPUs have granular control at a cluster level.\nEach package/die can have multiple power domains, which further can\nhave multiple clusters. The TPMI interface allows control at cluster\nlevel.\n\nUse the updated uncore sysfs feature to expose controls at cluster\nlevel. At each cluster level there is a control for maximum and minimum\nuncore frequency. Also present current uncore frequency at a cluster\nlevel.\n\nIf user already has set the maximum/minimum limits for the whole package,\nthen per cluster limits can be only add more restrictive limits. For\nexample user has set package/die maximum frequency to 2 GHz, then per\ncluster limit can't exceed that. It can further restrict them for example\nto 1 GHz.\n\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"platform/x86/intel-uncore-freq: Provide cluster level control"}},{"before":"153c05bfda9914c721171b6aad35499f1507c83f","after":"19799d3ae2edec99435b792cfe76b1cba74665fe","ref":"refs/heads/intel-sst","pushedAt":"2023-03-22T20:53:51.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: Update version\n\nUpdate tool and supported API version. This is the first version which\nsupports newer Xeon platforms with TPMI support.\n\nSigned-off-by: Zhang Rui \n[srinivas.pandruvada@linux.intel.com: subject and changelog edits]\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: Update version"}},{"before":"6c52627c6f814312bbd7f346536518b80cff4a67","after":"c7e7bcd16441aebec6676cb35c102afb4c938424","ref":"refs/heads/intel-speed-select-tpmi","pushedAt":"2023-03-13T00:36:15.973Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"spandruvada","name":"Srinivas Pandruvada","path":"/spandruvada","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3802550?s=80&v=4"},"commit":{"message":"tools/power/x86/intel-speed-select: Update version\n\nUpdate tool and supported API version. This is the first version which\nsupports newer Xeon platforms with TPMI support.\n\nSigned-off-by: Zhang Rui \n[srinivas.pandruvada@linux.intel.com: subject and changelog edits]\nSigned-off-by: Srinivas Pandruvada ","shortMessageHtmlLink":"tools/power/x86/intel-speed-select: Update version"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0xNVQxODozODowMy4wMDAwMDBazwAAAASABM8I","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNy0xNVQxODozODowMy4wMDAwMDBazwAAAASABM8I","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wMy0xM1QwMDozNjoxNS45NzMwOTJazwAAAAMB1RLB"}},"title":"Activity ยท spandruvada/linux-kernel"}