Skip to content
This repository has been archived by the owner on Jan 1, 2023. It is now read-only.

Commit

Permalink
[InstCombine] Don't widen metadata on store-to-load forwarding
Browse files Browse the repository at this point in the history
The original check for load CSE or store-to-load forwarding is wrong
when the forwarded stored value happened to be a load.

Ref JuliaLang/julia#16894

Differential Revision: http://reviews.llvm.org/D21271

Patch by Yichao Yu!

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@272868 91177308-0d34-0410-b5e6-96231b3b80d8
  • Loading branch information
eefriedman committed Jun 16, 2016
1 parent 6f40146 commit 4721ee1
Show file tree
Hide file tree
Showing 4 changed files with 27 additions and 4 deletions.
3 changes: 2 additions & 1 deletion include/llvm/Analysis/Loads.h
Original file line number Diff line number Diff line change
Expand Up @@ -82,7 +82,8 @@ Value *FindAvailableLoadedValue(LoadInst *Load, BasicBlock *ScanBB,
BasicBlock::iterator &ScanFrom,
unsigned MaxInstsToScan = DefMaxInstsToScan,
AliasAnalysis *AA = nullptr,
AAMDNodes *AATags = nullptr);
AAMDNodes *AATags = nullptr,
bool *IsLoadCSE = nullptr);

}

Expand Down
5 changes: 4 additions & 1 deletion lib/Analysis/Loads.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -322,7 +322,8 @@ llvm::DefMaxInstsToScan("available-load-scan-limit", cl::init(6), cl::Hidden,
Value *llvm::FindAvailableLoadedValue(LoadInst *Load, BasicBlock *ScanBB,
BasicBlock::iterator &ScanFrom,
unsigned MaxInstsToScan,
AliasAnalysis *AA, AAMDNodes *AATags) {
AliasAnalysis *AA, AAMDNodes *AATags,
bool *IsLoadCSE) {
if (MaxInstsToScan == 0)
MaxInstsToScan = ~0U;

Expand Down Expand Up @@ -374,6 +375,8 @@ Value *llvm::FindAvailableLoadedValue(LoadInst *Load, BasicBlock *ScanBB,

if (AATags)
LI->getAAMetadata(*AATags);
if (IsLoadCSE)
*IsLoadCSE = true;
return LI;
}

Expand Down
6 changes: 4 additions & 2 deletions lib/Transforms/InstCombine/InstCombineLoadStoreAlloca.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -819,10 +819,12 @@ Instruction *InstCombiner::visitLoadInst(LoadInst &LI) {
// separated by a few arithmetic operations.
BasicBlock::iterator BBI(LI);
AAMDNodes AATags;
bool IsLoadCSE = false;
if (Value *AvailableVal =
FindAvailableLoadedValue(&LI, LI.getParent(), BBI,
DefMaxInstsToScan, AA, &AATags)) {
if (LoadInst *NLI = dyn_cast<LoadInst>(AvailableVal)) {
DefMaxInstsToScan, AA, &AATags, &IsLoadCSE)) {
if (IsLoadCSE) {
LoadInst *NLI = cast<LoadInst>(AvailableVal);
unsigned KnownIDs[] = {
LLVMContext::MD_tbaa, LLVMContext::MD_alias_scope,
LLVMContext::MD_noalias, LLVMContext::MD_range,
Expand Down
17 changes: 17 additions & 0 deletions test/Transforms/InstCombine/tbaa-store-to-load.ll
Original file line number Diff line number Diff line change
@@ -0,0 +1,17 @@
; RUN: opt -S -instcombine < %s 2>&1 | FileCheck %s

define i64 @f(i64* %p1, i64* %p2) {
top:
; check that the tbaa is preserved
; CHECK-LABEL: @f(
; CHECK: %v1 = load i64, i64* %p1, align 8, !tbaa !0
; CHECK: store i64 %v1, i64* %p2, align 8
; CHECK: ret i64 %v1
%v1 = load i64, i64* %p1, align 8, !tbaa !0
store i64 %v1, i64* %p2, align 8
%v2 = load i64, i64* %p2, align 8
ret i64 %v2
}

!0 = !{!1, !1, i64 0}
!1 = !{!"load_tbaa"}

0 comments on commit 4721ee1

Please sign in to comment.