Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Remove pre-existing magic and gate level verilog because they may be … #102

Open
wants to merge 3 commits into
base: main
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 7 additions & 0 deletions scripts/gen_gpio_defaults.py
Original file line number Diff line number Diff line change
Expand Up @@ -66,6 +66,7 @@
import os
import sys
import re
import glob
import subprocess

def usage():
Expand Down Expand Up @@ -211,6 +212,12 @@ def usage():

cellsused = [None] * 38

# Remove pre-existing versions of mag and verilog files because they may be out-of-date.
for old_mag_file in glob.glob(magpath + '/gpio_defaults_block_*.mag'):
os.remove(old_mag_file)
for old_verilog_file in glob.glob(glpath + '/gpio_defaults_block_*.v'):
os.remove(old_verilog_file)

for i in range(0, 38):
config_name = '`USER_CONFIG_GPIO_' + str(i) + '_INIT'
try:
Expand Down