UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina
-
Notifications
You must be signed in to change notification settings - Fork 0
francoriba/ALU-UART-Basys3
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published